Filing Date: 3/2/2004

PTO/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
stent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO				cons are required to respond to a collection of information upless it contains a valid OMB control number Complete if Known		
			Application / Conf. No.	Unknown (01792,153		
MATIC	N DIS	CLOSUR	E Filing Date	March 02, 2004		
STATEMENT BY APPLICANT (use as many sheets as necessary)			First Named Inventor	Robert E. Eccles		
			Art Unit	Unknown 2825		
			Examiner Name	Unknown P. KIK		
1	of	1	Attorney Docket Number	X-1270 US		
	MATIO MENT	MATION DIS MENT BY A as many sheets as ne	form 1449A/PTO MATION DISCLOSUR MENT BY APPLICAN as many sheets as necessary)	form 1449A/PTO WATION DISCLOSURE MENT BY APPLICANT As many sheets as necessary) Cond Application / Conf. No. Filing Date First Named Inventor Art Unit Examiner Name		

OTHER - NON PATENT LITERATURE DOCUMENTS					
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Τ²		
P		Xilinx, Inc.; Application Note, XAPP108; "Chip-Level HDL Simulation Using the Xilinx Alliance Series"; May 21, 1998 (Version 1.0); available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-15			
(M)		Altera; Application Note 296; 'Using Verplex Conformal LEC for Formal Verification of Design Functionality"; January 2003, Ver. 1.0; available from Altera Corporation; pp. 1-14.			
P)		Xilinx, Inc.; Application Note, XAPP413; "Xilinx/Verplex Conformal Verification Flow"; October 2, 2001 (Version T.1); available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-10			
Pa	_	Xilinx, Inc.; Application Note, XAPP414; "Xilinx/Synopsys Formality Verification Flow"; January 21, 2002 (Version 1.3); available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-15			
		IEEE Verilog(TM) HDL Language Reference Manual Project (LRM); Chapter 7.6; downloaded from http://www-ee.eng.hawaii.edu/~msmith/ASICs/HTML/Verilog/Verilog.htm; February 24, 2004; pp. 1-14.			
W		Xilinx, Inc.; Table 2-1 "Design Verification"; downloaded from http://toolbox.xilinx.com/docsan/xilinx5/data/docs/dev/dev0015_6.html; February 28, 2003; pp. 1-9.			
·	•		·		
Examin Signatu		Market Date Considered 3/24/04	_		

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

^{&#}x27;Applicant's unique citation designation number. 'Applicant is to place a check mark here if English language Translation is attached.